

# MOTOROLA

## SEMICONDUCTOR

### TECHNICAL DATA

## DSP56001


### 24-Bit General Purpose Digital Signal Processor

The DSP56001 is a member of Motorola's family of HCMOS, low-power, general purpose Digital Signal Processors. The DSP56001 features 512 words of full speed, on-chip program RAM (PRAM) memory, two 256 word data RAMs, two preprogrammed data ROMs, and special on-chip bootstrap hardware to permit convenient loading of user programs into the program RAM. It is an off-the-shelf part since the program memory is user programmable. The core of the processor consists of three execution units operating in parallel — the data ALU, the address generation unit, and the program controller. The DSP56001 has MCU-style on-chip peripherals, program and data memory, as well as a memory expansion port. The MPU-style programming model and instruction set make writing efficient, compact code, straightforward.

The high throughput of the DSP56001 makes it well-suited for communication, high-speed control, numeric processing, computer and audio applications. The key features which facilitate this throughput are:

#### Pin Grid Array (PGA)

Available in an 88 pin ceramic through-hole package.



#### Ceramic Quad Flat Pack (CQFP)

Available in a 132 pin, small footprint, surface mount package.



#### Plastic Quad Flat Pack (PQFP)

Available in a 132 pin, small footprint, surface mount package.



- **Speed**

At 16.5 million instructions per second (MIPS) with a 33 MHz clock, the DSP56001 can execute a 1024 point complex Fast Fourier Transform in 1.98 milliseconds (66,240 clock cycles).

- **Precision**

The data paths are 24 bits wide thereby providing 144 dB of dynamic range; intermediate results held in the 56-bit accumulators can range over 336 dB.

- **Parallelism**

The data ALU, address arithmetic units, and program controller operate in parallel so that an instruction prefetch, a 24x24-bit multiplication, a 56-bit addition, two data moves, and two address pointer updates using one of three types of arithmetic (linear, modulo, or reverse carry) can be executed in a single instruction cycle. This parallelism allows a four coefficient Infinite Impulse Response (IIR) filter section to be executed in only four cycles, the theoretical minimum for a single multiplier architecture.

- **Integration**

In addition to the three independent execution units, the DSP56001 has six on-chip memories, three on-chip MCU style peripherals (Serial Communication Interface, Synchronous Serial Interface, and Host Interface), a clock generator and seven buses (three address and four data), making the overall system functionally complete and powerful, but also very low cost, low power, and compact.

- **Invisible Pipeline**

The three-stage instruction pipeline is essentially invisible to the programmer thus allowing straightforward program development in either assembly language or a high-level language such as ANSI C.

- **Instruction Set**

The 62 instruction mnemonics are MCU-like making the transition from programming microprocessors to programming the DSP56001 digital signal processor as easy as possible. The orthogonal syntax supports control of the parallel execution units. This syntax provides 12,808,830 different instruction variations using the 62 instruction mnemonics. The no-overhead DO instruction and the REPEAT (REP) instruction make writing straight-line code obsolete.

- **DSP56000/DSP56001 Compatibility**

The DSP56001 is identical to the DSP56000 except that it has 512x24-bits of on-chip program RAM instead of 3.75K of program ROM; a 32x24-bit bootstrap ROM for loading the program RAM from either a byte-wide memory mapped ROM or via the Host Interface; and the on-chip X and Y Data ROMs have been preprogrammed as positive Mu- and A-Law to linear expansion tables and a full, four quadrant sine wave table, respectively.


- **Low Power**

As a CMOS part, the DSP56001 is inherently very low power; however, three other features can reduce power consumption to an exceptionally low level.

- The WAIT instruction shuts off the clock in the central processor portion of the DSP56001.
- The STOP instruction halts the internal oscillator.
- Power increases linearly (approximately) with frequency; thus, reducing the clock frequency reduces power consumption.

This document contains information on a new product. Specifications and information herein are subject to change without notice.





**Figure 1. DSP56001 Block Diagram**

**In the USA:**

For technical assistance call:

DSP Applications Helpline (512) 891-3230

For availability and literature call your local Motorola Sales Office or Authorized Motorola Distributor.

For free application software and information call the Dr. BuB electronic bulletin board:

9600/4800/2400/1200/300 baud

(512) 891-3771

(8 data bits, no parity, 1 stop)

**In Europe, Japan and Asia Pacific**

Contact your regional sales office or Motorola distributor.

## SIGNAL DESCRIPTION

The DSP56001 is available in 132 pin surface mount (CQFP or PQFP) or an 88-pin pin-grid array packaging. Its input and output signals are organized into seven functional groups which are listed below and shown in Figure 1.

- Port A Address and Data Buses
- Port A Bus Control
- Interrupt and Mode Control
- Power and Clock
- Host Interface or Port B I/O
- Serial Communications Interface or Port C I/O
- Synchronous Serial Interface or Port C I/O

### PORT A ADDRESS AND DATA BUS

#### Address Bus (A0-A15)

These three-state output pins specify the address for external program and data memory accesses. To minimize power dissipation, A0-A15 do not change state when external memory spaces are not being accessed.

#### Data Bus (D0-D23)

These pins provide the bidirectional data bus for external program and data memory accesses. D0-D23 are in the high-impedance state when the bus grant signal is asserted.

### PORT A BUS CONTROL

#### Program Memory Select ( $\overline{PS}$ )

This three-state output is asserted only when external program memory is referenced. This pin is three-stated during RESET.

#### Data Memory Select ( $\overline{DS}$ )

This three-state output is asserted only when external data memory is referenced. This pin is three-stated during RESET.

#### X/Y Select (X/Y)

This three-state output selects which external data memory space (X or Y) is referenced by data memory select ( $\overline{DS}$ ). This pin is three-stated during RESET.

#### Read Enable ( $\overline{RD}$ )

This three-state output is asserted to read external memory on the data bus D0-D23. This pin is three-stated during RESET.

#### Write Enable ( $\overline{WR}$ )

This three-state output is asserted to write external memory on the data bus D0-D23. This pin is three-stated during RESET.

#### Bus Request ( $\overline{BR}/\overline{WT}$ )

The bus request input  $\overline{BR}$  allows another device such as a processor or DMA controller to become the master of external data bus D0-D23 and external address bus A0-A15. When operating mode register (OMR) bit 7 is clear and  $\overline{BR}$  is asserted, the DSP56001 will always release the external data bus D0-D23, address bus A0-A15, and bus control pins  $\overline{PS}$ ,  $\overline{DS}$ , X/Y,  $\overline{RD}$ , and  $\overline{WR}$  (i. e., Port A), by placing these pins in the high-impedance state after execution of the current instruction has been completed. **The  $\overline{BR}$  pin should be pulled up when not in use.**

If OMR bit 7 is set, this pin is an input that allows an external device to force wait states during an external Port A operation for as long as  $\overline{WT}$  is asserted.

#### Bus Grant ( $\overline{BG}/\overline{BS}$ )

If OMR bit 7 is clear, this output is asserted to acknowledge an external bus request after Port A has been released. If OMR bit 7 is set, this pin is bus strobe and is asserted when the DSP accesses Port A. This pin is three-stated during RESET.

### INTERRUPT AND MODE CONTROL

#### Mode Select A/External Interrupt Request A (MODA/ $\overline{IRQA}$ ),

#### Mode Select B/External Interrupt Request B (MODB/ $\overline{IRQB}$ )

These two inputs have dual functions: 1) to select the initial chip operating mode and 2) to receive an interrupt request from an external source. MODA and MODB are read and internally latched in the DSP when the processor exits the RESET state. Therefore these two pins should be forced into the proper state during reset. After leaving the RESET state, the MODA and MODB pins automatically change to external interrupt requests  $\overline{IRQA}$  and  $\overline{IRQB}$ . After leaving the reset state the chip operating mode can be changed by software.  $\overline{IRQA}$  and  $\overline{IRQB}$  may be programmed to be level sensitive or negative edge triggered. When edge triggered, triggering occurs at a voltage level and is not directly related to the fall time of the interrupt signal, however, the probability of noise on  $\overline{IRQA}$  or  $\overline{IRQB}$  generating multiple interrupts increases with increasing fall time of the interrupt signal. These pins are inputs during RESET.

#### Reset (RESET)

This Schmitt trigger input pin is used to reset the DSP56001. When RESET is asserted, the DSP56001 is initialized and placed in the reset state. When the RESET signal is deasserted, the initial chip operating mode is latched from the MODA and MODB pins. When coming out of reset, deassertion occurs at a voltage level and is not directly related to the rise time of the reset signal; however, the probability of noise on RESET generating multiple resets increases with increasing rise time of the reset signal.

### POWER AND CLOCK

#### Power ( $V_{CC}$ ), Ground (GND)

There are five sets of power and ground pins used for the four groups of logic on the chip, two pairs for internal logic, one power and two ground for Port A address and control pins, one power and two ground for Port A data pins, and one pair for peripherals. Refer to the pin assignments in the **LAYOUT PRACTICES** section.




Figure 2. Functional Signal Groups

### External Clock/Crystal Input (EXTAL)

EXTAL may be used to interface the crystal oscillator input to an external crystal or an external clock.

### Crystal Output (XTAL)

This output connects the internal crystal oscillator output to an external crystal. If an external clock is used, XTAL should not be connected.

## HOST INTERFACE

### Host Data Bus (H0-H7)

This bidirectional data bus is used to transfer data between the host processor and the DSP56001. This bus is an input unless enabled by a host processor read. H0-H7 may be programmed as general purpose parallel I/O pins called PB0-PB7 when the Host Interface is not being used. These pins are configured as a GPIO input pins during hardware reset.

### Host Address (HA0-HA2)

These inputs provide the address selection for each Host Interface register. HA0-HA2 may be programmed as general purpose parallel I/O pins called PB8-PB10 when the Host Interface is not being used. These pins are configured as a GPIO input pins during hardware reset.

### Host Read/Write (HR/ $\overline{W}$ )

This input selects the direction of data transfer for each host processor access. HR/ $\overline{W}$  may be programmed as a general purpose I/O pin called PB11 when the Host Interface is not being used. This pin is configured as a GPIO input pins during hardware reset.

### Host Enable (HEN)

This input enables a data transfer on the host data bus. When HEN is asserted and HR/ $\overline{W}$  is high, H0-H7 become outputs, and DSP56001 data may be read by the host processor. When HEN is asserted and HR/ $\overline{W}$  is low, H0-H7 become inputs and host data is latched inside the DSP when HEN is deasserted. Normally a chip select signal, derived from host address decoding and an enable clock, is used to generate HEN. HEN may be programmed as a general purpose I/O pin called PB12 when the Host Interface is not being used. This pin is configured as a GPIO input pins during hardware reset.

### Host Request (HREQ)

This open-drain output signal is used by the DSP56001 Host Interface to request service from the host processor, DMA controller, or simple external controller. HREQ may be programmed as a general purpose I/O pin (not open-drain) called PB13 when the Host interface is not being used. HREQ should be pulled high when not in use. This pin is configured as a GPIO input pins during hardware reset.

### Host Acknowledge (HACK)

This input has two functions: 1) to receive a Host Acknowledge handshake signal for DMA transfers and, 2) to receive a Host Interrupt Acknowledge compatible with MC68000 Family processors. HACK may be programmed as a general purpose I/O pin called PB14 when the Host Interface is not being used. This pin is configured as a GPIO input pins during hardware reset. **HACK should be pulled high when not in use.**

## SERIAL COMMUNICATIONS INTERFACE (SCI)

### Receive Data (RXD)

This input receives byte-oriented data into the SCI Receive Shift Register. Input data is sampled on the positive edge of the Receive Clock. RXD may be programmed as a general purpose I/O pin called PC0 when the SCI is not being used. This pin is configured as a GPIO input pins during hardware reset.

### Transmit Data (TXD)

This output transmits serial data from the SCI Transmit Shift Register. Data changes on the negative edge of the transmit clock. This output is stable on the positive edge of the transmit clock. TXD may be programmed as a general purpose I/O pin called PC1 when the SCI is not being used. This pin is configured as a GPIO input pins during hardware reset.

### SCI Serial Clock (SCLK)

This bidirectional pin provides an input or output clock from which the transmit and/or receive baud rate is derived in the asynchronous mode and from which data is transferred in the synchronous mode. SCLK may be programmed as a general purpose I/O pin called PC2 when the SCI is not being used. This pin is configured as a GPIO input pins during hardware reset.

## SYNCHRONOUS SERIAL INTERFACE (SSI)

### Serial Control Zero (SC0)

This bidirectional pin is used for control by the SSI. SC0 may be programmed as a general purpose I/O pin called PC3 when the SSI is not being used. This pin is configured as a GPIO input pins during hardware reset.

### Serial Control One (SC1)

This bidirectional pin is used for control by the SSI. SC1 may be programmed as a general purpose I/O pin called PC4 when the SSI is not being used. This pin is configured as a GPIO input pins during hardware reset.

### Serial Control Two (SC2)

This bidirectional pin is used for control by the SSI. SC2 may be programmed as a general purpose I/O pin called PC5 when the SSI is not being used. This pin is configured as a GPIO input pins during hardware reset.

### SSI Serial Clock (SCK)

This bidirectional pin provides the serial bit rate clock for the SSI when only one clock is used. SCK may be programmed as a general purpose I/O pin called PC6 when the SSI is not being used. This pin is configured as a GPIO input pins during hardware reset.

### SSI Receive Data (SRD)

This input pin receives serial data into the SSI Receive Shift Register. SRD may be programmed as a general purpose I/O pin called PC7 when the SSI is not being used. This pin is configured as a GPIO input pins during hardware reset.

### SSI Transmit Data (STD)

This output pin transmits serial data from the SSI Transmit Shift Register. STD may be programmed as a general purpose I/O pin called PC8 when the SSI is not being used. This pin is configured as a GPIO input pins during hardware reset.

DSP56001 Electrical Characteristics  
Electrical Specifications

The DSP is fabricated in high density CMOS with TTL compatible inputs and outputs.

Maximum Ratings (V<sub>DS</sub> = 5 Vdc)

Rating	Symbol	Value	Unit
Supply Voltage	V <sub>CC</sub>	4.5 to 5.5	V
Alt Input Voltage	V <sub>IN</sub>	V <sub>CC</sub> - 0.5 to V <sub>CC</sub> + 0.5	V
Control Output Pin sourcing 100 mA Typ	I <sub>O</sub>	10	mA
Operating Temperature Range	T <sub>J</sub>	-40 to +105	°C
Storage Temperature	T <sub>STG</sub>	-55 to +150	°C

Maximum Electrical Ratings

Thermal Characteristics - PQA Package

Characteristics	Symbol	Value	Rating
Thermal Resistance - Ceramic			
Junction to Ambient	θ <sub>JA</sub>	27	°C/W
Junction to Case (estimated)	θ <sub>JC</sub>	8.5	°C/W

Thermal Characteristics - CGFP Package

Characteristics	Symbol	Value	Rating
Thermal Resistance - Ceramic			
Junction to Ambient	θ <sub>JA</sub>	42	°C/W
Junction to Case (estimated)	θ <sub>JC</sub>	7.5	°C/W

Thermal Characteristics - PQFP Package

Characteristics	Symbol	Value	Rating
Thermal Resistance - Plastic			
Junction to Ambient	θ <sub>JA</sub>	38	°C/W
Junction to Case (estimated)	θ <sub>JC</sub>	10.0	°C/W

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal procedures be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unusual inputs are tied to an appropriate logic voltage level (e.g., either Gnd or V<sub>CC</sub>).

DSP56001 Electrical Characteristics

Power Considerations

The average chip junction temperature,  $T_{JA}$ , in  $^{\circ}\text{C}$  can be obtained from:

$$T_{JA} = T_A + (P_{JA} \times \theta_{JA}) \tag{1}$$

Where:

$T_A$  = Ambient Temperature,  $^{\circ}\text{C}$

$\theta_{JA}$  = Package Thermal Resistance, Junction-to-Ambient,  $^{\circ}\text{C/W}$

$P_{JA}$  =  $P_{DIP} + P_{I/O}$

$P_{DIP}$  =  $V_{CC} \times I_{CC}$  Watts - Chip Internal Power

$P_{I/O}$  = Power Dissipation on Input and Output Pins - User Determined

For most applications  $P_{I/O}$  is  $P_{DIP}$  and can be neglected; however,  $P_{DIP} \times P_{I/O}$  must not exceed  $P_{JA}$ . An appropriate relationship between  $P_{DIP}$  and  $T_{JA}$  if  $P_{DIP}$  is neglected is:

$$P_{JA} = 487(T_{JA} - 25)^2 \tag{2}$$

Solving equations (1) and (2) for  $K$  gives:

$$K = P_{JA} \times T_{JA} \times 257 \text{ } ^{\circ}\text{C}^2 \tag{3}$$

When  $K$  is a constant pertaining to the particular part, it can be determined from equation (2) by measuring  $P_{JA}$  (at equilibrium) for a known  $T_{JA}$ . Using this value of  $K$ , the values of  $P_{JA}$  and  $T_{JA}$  can be obtained by solving equations (1) and (2) iteratively for any value of  $T_{JA}$ . The total thermal resistance of package,  $\theta_{JA}$  can be expressed into two components,  $\theta_{JA}$  and  $\theta_{SA}$ , representing the barrier to heat flow from the semiconductor junction to the package (joint surface)  $\theta_{JA}$  and from the case to the outside ambient ( $\theta_{SA}$ ). These terms are related by the equation:

$$\theta_{JA} = \theta_{JA} + \theta_{SA} \tag{4}$$

$\theta_{SA}$  is Board related and cannot be influenced by the user. However,  $\theta_{JA}$  is user dependent and can be minimized by such thermal management techniques as heat sinks, ambient air cooling, and thermal conduction. Thus, good thermal management on the part of the user can significantly reduce  $\theta_{JA}$  to  $\theta_{JA}$  approximately equal to  $\theta_{SA}$ . Substitution of  $\theta_{JA}$  in equation (1) will result in a lower semiconductor junction temperature. Values for thermal resistance presented in this document, unless indicated, were derived using the procedure described in Motorola Reliability Report TR03, "Thermal Resistance Measurement Method for MOSOX Microprocessor Devices", and are provided for design purposes only. Thermal measurements are complex and dependent on procedure and setup. User-derived values for thermal resistance may differ.

Layout Practices

Each Vcc pin on the DSP56001 should be provided with a low-impedance path to a 1-ohm. Each GND pin should likewise be provided with a low-impedance path to ground. The power supply pins drive four distinct groups of logic on-chip. They are:

Vcc	GND	Function
Q1-Q16	Q1-Q17	Internal Logic supply pins
A0	A0-A1	Address bus output buffer supply pins
D0	D0-D1	Data bus output buffer supply pins
C0	C0-C1	Port B and C output buffer supply pins

Power and Ground Connections for PGA

Vcc	GND	Function
25, 36, 128, 129	83, 34, 130, 131	Internal Logic supply pins
63, 64	55, 56, 73, 74	Address bus output buffer supply pins
100, 101	90, 91, 111, 112	Data bus output buffer supply pins
12, 13	23, 24	Port B and C output buffer supply pins

DSP56001 Electrical Characteristics

Power and Ground Connections

The Vcc power supply should be bypassed to ground using at least four 0.1  $\mu$ F 50-ohm capacitors located either underneath the chip or as close as possible to the four sides of the package. The capacitors should be connected printed-circuit traces connecting to the Vcc and Gnd should be kept to less than 1/8" per capacitor used. A four-layer board is recommended, employing two inner layers as Vcc and Gnd planes. All signal pins on the DSP56001 have both rise and fall times — typically less than 1 ns, with a 150-ohm load. Printed circuit (PC) trace interconnection length should be minimized in order to minimize underbrush and reflections caused by these fast signal switching times. This recommendation particularly applies to the address and data buses as well as the **RD**, **WR**, **RD/CS**, **RD/WE**, and **RD/WE** pins. Maximum PC trace lengths on the order of 8" are recommended. Capacitance calculations should consider all device loads as well as parasitic capacitance due to the PC traces. Attention to proper PCB layout and bypassing becomes especially critical in systems with higher capacitive loads because these loads create higher transient currents in the Vcc and GND circuits. Pull-up/down of unused inputs or signals that will be inputs during reset.

Signal Stability

When designing hardware to interface with the Host Interface, it is important to ensure that all signals be clean and free from noise. Particular attention should be given to the quality of the Host Enable **HE**. All inputs to the part should be stable when **HE** is asserted and should remain stable until **HE** is fully returned to the deasserted state. It is important to note that such phenomena as ground bounce and cross talk can inadvertently cause **HE** to temporarily rise above  $V_{cc}/2$ . Should this occur without completing the full logic transition to  $V_{cc}$ , the DSP56001 may then not correctly update the next state information which can result in stalling or more copies of a single data word being loaded into the part. Of course, if a full logic transition occurs, the part will complete a normal data transfer operation.

DSP56001 Electrical Characteristics

DC Electrical Characteristics (V<sub>DD</sub> = 4.5 Vdc, f<sub>clk</sub> = 40 to 100 MHz, T<sub>A</sub> = 0 to +100 °C at 50 MHz and 27 MHz)  
(V<sub>DD</sub> = 5.5 Vdc, f<sub>clk</sub> = 40 to +100 °C at 50 MHz)

Characteristic	Symbol	Min	Typ	Max	Unit
Supply Voltage	V <sub>DD</sub>	4.5	5.5	5.5	V
		4.75		5.25	
Input High Voltage	V <sub>IH</sub>	2.0	—	V <sub>DD</sub>	V
Except EXTERNAL, <del>MC0A0000</del> , <del>MC0A0001</del> , <del>MC0A0002</del>					
Input Low Voltage	V <sub>IL</sub>	<0.5	—	0.8	V
Except EXTERNAL, <del>MC0A0000</del> , <del>MC0A0001</del> , <del>MC0A0002</del>					
Input High Voltage	V <sub>IH</sub>	4.0	—	V <sub>DD</sub>	V
EXTERNAL					
Input Low Voltage	V <sub>IL</sub>	<0.5	—	0.8	V
EXTERNAL					
Input High Voltage	V <sub>IH</sub>	2.5	—	V <sub>DD</sub>	V
TEST1					
Input High Voltage	V <sub>IH</sub>	2.5	—	V <sub>DD</sub>	V
MC0A0000 and MC0A0001					
Input Low Voltage	V <sub>IL</sub>	<0.5	—	2.0	V
MC0A0000 and MC0A0001					
Input Leakage Current	I <sub>IL</sub>	-1	—	1	μA
EXTERNAL, TEST1, MC0A0000, MC0A0001, <del>MC0A0002</del>					
Three-State (ON-State) Input Current	I <sub>IP</sub>	-10	—	10	μA
(0.2 to 10 V)					
Output High Voltage	V <sub>OH</sub>	2.4	—	—	V
(I <sub>OL</sub> = 0 mA)					
Output Low Voltage	V <sub>OL</sub>	—	—	0.4	V
(I <sub>OH</sub> = 0 mA)					
Output High Voltage	V <sub>OH</sub>	—	—	0.4	V
(I <sub>OL</sub> = 1.0 mA, Load Capacitance = 10 pF)					
Output Low Voltage	V <sub>OL</sub>	—	—	0.4	V
(I <sub>OH</sub> = 1.0 mA, Load Capacitance = 10 pF)					
Power Supply Current	I <sub>DD</sub>	—	100	100	mA
5.5 V, 20 MHz			100	100	mA
5.5 V, 20 MHz			100	100	mA
in WAIT Mode (see Note 1)			25	25	mA
in STOP Mode (see Note 1)			100	100	μA
Input Capacitance	C <sub>IN</sub>	—	10	—	pF
(see Note 2)					

Notes:  
1. In order to obtain these results all inputs must be terminated (i.e., not allowed to float).  
2. Periodically sampled and not 100% tested.



DSP56001 Electrical Characteristics

**AC Electrical Characteristics**

The timing waveforms in the **AC Electrical Characteristics** are tested with a  $V_{DD}$  maximum of 3.3 V and a  $V_{SS}$  minimum of 2.4 V for all pins, except EXTERNAL, RESET, MODE, and MOCB. These four pins are tested using the input levels set forth in the **DC Electrical Characteristics**. AC timing specifications which are referenced to a device input signal are measured in production with respect to the 50% point of the respective input signal's transition. DSP56001 output levels are measured with the production test machine  $V_{OL}$  and  $V_{OH}$  reference levels set at 2.0 V and 2.5 V, respectively.

**AC Electrical Characteristics - Clock Operation**

The DSP56001 system clock may be derived from the on-chip crystal oscillator as shown in Clock Figure 1, or it may be externally supplied. An externally supplied square wave voltage source should be connected to EXTERNAL, leaving EXTERNAL physically unconnected from Clock Figure 2 to the board or socket. The rise and fall time of the external clock should be 5 ns maximum.


Param	Characteristics	20.5 MHz		27 MHz		33 MHz		Unit
		Min	Max	Min	Max	Min	Max	
	Frequency of Operation (EXTERNAL Pin)	4.0	22.5	4.0	27.0	4.0	33.0	MHz

**Notes:**


1. External Clock Input High and External Clock Input Low are measured at 50% of the input transition.  $t_{r}$  and  $t_{f}$  are dependent on the duty cycle.

2. T, A logic / 4 is used in the electrical characteristics. T represents an average which is independent of the duty cycle.

DSP56001 Electrical Characteristics



Clock Figure 1. Crystal Oscillator Circuits




Clock Figure 2. External Clock Timing

DSP56001 Electrical Characteristics

AC Electrical Characteristics - Reset, Stop, Mode Select and Interrupt Timing

(V<sub>DD</sub> = 5.0 V to 5.5 V; V<sub>SS</sub> = 0 V to 0.5 V; C<sub>L</sub> = 40 pF to 100 pF; C<sub>IN</sub> = 50 pF to 1 TFL Load at 20.5 MHz and 27 MHz)  
(V<sub>DD</sub> = 5.0 V to 5.5 V; V<sub>SS</sub> = 0 V to 0.5 V; C<sub>L</sub> = 50 pF to 1 TFL Load at 33 MHz)  
(See Control Figure 1 through 6)  
typ = Clock cycle = 10 instruction cycle = 2.7 cycles  
Min = Absolute limit value (V<sub>DD</sub> = 1 V; typ = 2.7) programmed into external fuse access  
using BCR (000 = 0 - 15)  
typ = Clock high period  
tp = Clock low period

Num	Characteristics	20.5 MHz		27 MHz		33 MHz		Unit
		Min	Max	Min	Max	Min	Max	
8	Time from <b>RESET</b> Assertion to Address High impedance (periodically completed and not TFLs loaded)	—	50	—	38	—	31	ns
10	Minimum Stabilization Duration External Clock (see Note 1) External Clock (see Note 2)	70000typ 25-typ	—	70000typ 25-typ	—	70000typ 25-typ	—	ns
11	Time from <b>RESET</b> Assertion to Assertion to First External Address Output (External Reset Negation)	8-typ	8-tp+40	8'1typ	8'1tp+24	8'1typ	8'1tp+20	ns
12	Synchronous Reset Setup Time from <b>RESET</b> Assertion to Falling Edge of External Clock	20	typ+10	10	typ+8	13	typ+7	ns
13	Asynchronous Reset Delay Time from the Synchronous Falling Edge of External Clock to the First External Address Output (Note 1)	8-tp+5	8-tp+30	8'1tp+5	8'1tp+20	8'1tp+5	8'1tp+19	ns
14	Mode Select Setup Time	100	—	77	—	62	—	ns
15	Mode Select Hold Time	0	—	0	—	0	—	ns
16	Setup: <b>RESET</b> external input assertion	20	—	17	—	16	—	ns
16a	deassertion	10	—	10	—	10	—	ns



DSP56001 Electrical Characteristics  
AC Electrical Characteristics - Reset, Stop, Mode Select, and Interrupt Timing  
(Continued)

NOTE  
When using fast interrupts and **RESET** and **STOP** are defined as level sensitive, then timing 13 through 22 apply to pulsed outputs. Otherwise, the negative edge triggered mode is recommended when using fast interrupt. Long interrupts are recommended when using level-sensitive mode.




Num	Characteristics	20.5 MHz		27 MHz		33 MHz		Unit
		Min	Max	Min	Max	Min	Max	
17	Delay from <b>RESET</b> to <b>RESET</b> Assertion to External Memory Address Output Valid Caused by Fast Interrupt Instruction Fetch Instruction Fetch Instruction Fetch	8-μsec 8-μsec 8-μsec	—	8-μsec 8-μsec 8-μsec	—	8-μsec 8-μsec 8-μsec	—	ns
18	Delay from <b>RESET</b> to <b>RESET</b> Assertion to General Purpose Register Output Valid Caused by Fast Interrupt Instruction Execution	11-μsec 400	—	11-μsec 400	—	11-μsec 400	—	ns
19	Delay from External Memory <b>RESET</b> Caused by Fast Interrupt Instruction Execution to Internal Register Decoupling for Level Sensitive Fast Interrupts	—	2-μsec (typ-40)	—	2-μsec (typ-34)	—	2-μsec (typ-27)	ns
20	Delay from <b>RESET</b> Assertion to Interrupt Request Decoupling for Level Sensitive Fast Interrupts	—	2-μsec (typ-40)	—	2-μsec (typ-34)	—	2-μsec (typ-27)	ns
21	Delay from <b>RESET</b> Assertion to <b>RESET</b> Internal Register Decoupling for Level Sensitive Fast Interrupts	—	2-μsec (typ-40)	—	2-μsec (typ-34)	—	2-μsec (typ-27)	ns
22	Delay from General Purpose Register Output Valid to Internal Register Decoupling for Level Sensitive Fast Interrupts If External Interrupt Assertion by Edge-Triggered Two Cycles	—	10-ns (typ-80)	—	10-ns (typ-60)	—	10-ns (typ-37)	ns

**DSP56001 Electrical Characteristics**  
**AC Electrical Characteristics - Reset, Sleep Mode Select, and Interrupt Timing**  
**(Continued)**


Num	Characteristics	20.5 MHz		27 MHz		33 MHz		Unit
		Min	Max	Min	Max	Min	Max	
23	Wake-up Interrupt Wake Time from <b>STOP</b> <b>WAKE</b> Assertion to the Interrupting Rising Edge of External Clock (see Notes 5, 6)	25	typ10	19	typ10	16	typ10	ns
24	Wake-up Interrupt Rising Edge of External Clock to the First External Address Output Valid Delay by the First Instruction Fetch after Coming out of Stop State (see Notes 5, 6)	12-ns <sup>1</sup> 10-ns <sup>2</sup>	12-ns <sup>1</sup> 10-ns <sup>2</sup>	12-ns <sup>1</sup> 10-ns <sup>2</sup>	12-ns <sup>1</sup> 10-ns <sup>2</sup>	12-ns <sup>1</sup> 10-ns <sup>2</sup>	12-ns <sup>1</sup> 10-ns <sup>2</sup>	ns
25	Assertion for <b>WAKE</b> Assertion to Recovery from Stop State (see Note 4)	25	—	19	—	16	—	ns
26	Delay from <b>WAKE</b> Assertion to First Instruction (for Sleep for Internal Clock / CMR bit 0 = 0 External Clock / CMR bit 0 = 1) (see Notes 1, 2, and 7)	—	—	65545-ns <sup>1</sup> 17-ns <sup>2</sup>	—	65545-ns <sup>1</sup> 17-ns <sup>2</sup>	—	ns
27	<b>WAKE</b> Interrupt for First Instruction <b>WAKE</b> Assertion to First Instruction (for Sleep for Internal Clock / CMR bit 0 = 0 External Clock / CMR bit 0 = 1) (see Notes 1, 2, and 7)	—	—	65533-ns <sup>1</sup> 16-ns <sup>2</sup>	—	65533-ns <sup>1</sup> 16-ns <sup>2</sup>	—	ns
28	Delay from Last Instruction <b>WAKE</b> Assertion to First Instruction (for Sleep for Internal Clock / CMR bit 0 = 0 External Clock / CMR bit 0 = 1) (see Notes 1, 2, and 7)	—	—	65545-ns <sup>1</sup> 17-ns <sup>2</sup>	—	65545-ns <sup>1</sup> 17-ns <sup>2</sup>	—	ns

**Notes:**  
1. A clock stabilization delay is required when using the on-chip crystal oscillator in two cases:  
2) after power-on reset, and  
3) when recovering from Sleep mode.  
During this stabilization period, T<sub>wait</sub> will not be constant. Since this stabilization period varies, a delay of 150,000T is typically allowed to assure that the oscillator is stabilized before executing programs. While it is possible to use CMR bit 0 = 1 when using the internal crystal oscillator, it is not recommended and these specifications do not guarantee timings for that case. See Section 5.3 in the DSP56001/002/003/004 User's Manual for additional information.  
2. Clock stabilization delay is required during reset when using an external clock in two cases:  
1) after power-on reset, and  
2) when recovering from Sleep mode.  
3. For Revision B silicon, the min and max numbers are 123ps-T<sub>ch</sub>-6 and 123ps-T<sub>ch</sub>-30, respectively.  
4. The minimum is specified for the duration of an edge triggered **WAKE** interrupt required to recover from the STOP state without losing the **WAKE** interrupt.  
5. Timing #23 is for all RQs interrupts while timing #24 is only when exiting SWS.  
6. Timing #23 begins at T<sub>1</sub> in the normal state and at T<sub>1</sub>+T<sub>2</sub> when exiting the WAIT state.  
7. The timings in the table are for Rev. C parts. This timings for Rev. C parts are shorter by 1 nsec than the Rev. B parts when CMRbit0.

DSP56001 Electrical Characteristics




# DSP56001 Electrical Characteristics




Control Figure 5. External Level-Sensitive Fast Interrupt Timing


# DSP56001 Electrical Characteristics



Control Figure 6. Synchronous Interrupt and Synchronous Wait State Timing



Control Figure 7. Recovery from Stop State Using BRDZ



Control Figure 8. Recovery from Stop State Using BRDZ Interrupt Service



DSP56001 Electrical Characteristics

HOST PORT USAGE CONSIDERATIONS

Careful synchronization is required when reading multiple registers that are written to another asynchronous system. This is a common problem when two asynchronous systems are connected. The situation exists in the Host port. The considerations for proper operation are discussed below.

Host Programmer Considerations

1. Unsyncronized Reading of Receive Data Registers

When reading receive byte registers, R0A0, R0A6, or R0A, the Host programmer should use interrupts or poll the R0CF flag which indicates that data is available. This assures that the data in the receive byte registers will be stable.

2. Overwriting Transmitted Data Registers

The Host programmer should not write to the transmit byte registers, T0A0, T0A6, or T0A, unless the T0DCE bit is set indicating that the transmit byte registers are empty. This guarantees that the transmit byte registers will transfer valid data to the H0A register.

3. Synchronization of Status Bits from DSP to Host

HC, HRES, DMA, HIF2, HIF3, HIF4, HIF5, HIF6, and R0CF (refer to DSP56001/DSP56001 User's Manual, I/O Interface section, Host/DMA Interface Programming Model for descriptions of these status bits) status bits are set or cleared from inside the DSP and read by the Host processor. The Host can read these status bits very quickly without regard to the clock rate used by the DSP, but the possibility exists that the state of the bit could be changing during the read operation. This is generally not a system problem, since the bit will be read correctly in the next pass of any Host polling routine.

However, if the Host asserts its **RDY** for more than string number 31x (373x), with a maximum cycle time of string number 32x (374x), then the status is guaranteed to be stable.

A potential problem exists when reading status bits HIF3 and HIF2 as an encoded pair. If the DSP changes HIF3 and HIF2 from 00 to 11, there is a small probability that the Host could read the bits during the transition and receive 01 or 10 instead of 11. If the combination of HIF3 and HIF2 has significance, the Host could read the wrong combination.

Solution:

- a. Read the bits twice and check for consensus.
- b. Assert **RDY** Access for 373x to that status bit transitions are stabilized.

4. Overwriting the Host Vector

The Host programmer should change the Host Vector register only when the Host Command bit (HCB) is clear. This change will guarantee that the DSP interrupt control logic will receive a stable vector.

5. Cancelling a Pending Host Command Exception

The Host processor may elect to clear the HCB to cancel the Host Command Exception request at any time before it is recognized by the DSP. Because the Host does not know exactly when the exception will be recognized (due to exception processing synchronization and pointer delays), the DSP may receive the Host exception after the HCB bit is cleared. For these reasons, the HCB bits must not be changed at the same time the HCB bit is cleared.

DSP Programmer Considerations

1. Reading HIF3 and HIF2 as an Encoded Pair

DMA, HIF1, HIF5, and HIF6, HIF2, and HIF3 (refer to DSP56001/DSP56001 User's Manual, I/O Interface section, Host/DMA Interface Programming Model for descriptions of these status bits) status bits are set or cleared by the Host processor side of the interface. These bits are individually synchronized to the DSP clock.

A potential problem exists when reading status bits HIF1 and HIF2 as an encoded pair, i.e., the four combinations 00, 01, 10, and 11 each have significance. A very small probability exists that the DSP will read the status bits unsynchronized during reception. The solution to this potential problem is to read the bits twice for consensus.

( $V_{CC} = 5.0 \text{ Vdc} \pm 10\%$ ,  $T_J = -40$  to  $+105^\circ \text{C}$ ,  $C_L = 50 \text{ pF} + 1 \text{ TTL Load at } 20.5 \text{ MHz and } 27 \text{ MHz}$ )  
( $V_{CC} = 5.0 \text{ Vdc} \pm 5\%$ ,  $T_J = -40$  to  $+105^\circ \text{C}$ ,  $C_L = 50 \text{ pF} + 1 \text{ TTL Load at } 33 \text{ MHz}$ )

( $V_{CC} = 5.0 \text{ Vdc} \pm 10\%$ ,  $T_J = -40$  to  $+105^\circ \text{C}$ ,  $C_L = 50 \text{ pF} + 1 \text{ TTL Load at } 20.5 \text{ MHz and } 27 \text{ MHz}$ )  
( $V_{CC} = 5.0 \text{ Vdc} \pm 5\%$ ,  $T_J = -40$  to  $+105^\circ \text{C}$ ,  $C_L = 50 \text{ pF} + 1 \text{ TTL Load at } 33 \text{ MHz}$ )

Active low lines should be "pulled up" in a manner consistent with the AC and DC specifications

[illegible]

**DSP56001 Electrical Characteristics**  
**AC Electrical Characteristics - Host I/O Timing (Continued)**

(V<sub>CC</sub> = 5.0 Vdc ± 10%, T<sub>J</sub> = -40 to +105° C, CL = 50 pF + 1 TTL Load at 20.5 MHz and 27 MHz)  
(V<sub>CC</sub> = 5.0 Vdc ± 5%, T<sub>J</sub> = -40 to +105° C, CL = 50 pF + 1 TTL Load at 33 MHz)

see Host Figures 1 through 6

cyc = Clock cycle = 1/2 instruction cycle = 2 T cycle


$\text{HSDL} = \text{Host Synchronization Delay Time}$

Active low lines should be "pulled up" in a manner

Active low lines should be 'pulled up' in a manner consistent with the AC and DC specifications

Num	Characteristics	20.5 MHz		27 MHz		33 MHz		Unit
		Min	Max	Min	Max	Min	Max	
46	Delay from PPSB Classification to PPSB Assertion (see Note 3) for OAB Test, Write for All Other Cases	PSBmin, eqn#2 5	---	PSBmin, eqn#2 6	---	PSBmin, eqn#4 5	---	ns
47	Delay from PPSB Classification to PPSB Assertion for RXA, Read (see Note 3)	PSBmin, eqn#2 5	---	PSBmin, eqn#4 6	---	PSBmin, eqn#4 5	---	ns
48	Delay from PPSB Classification to PPSB Assertion for RXA, Read (see Note 3)	PSBmin, eqn#2 5	75	4	70	4	65	ns


1. "Host synchronization delay (HSDCL)" is the time period required for the D5P56001 to sample any external synchronization signal and signal to determine whether it is high or low, and synchronize it to the D5P56001 internal clock.
2. See **Most Port Usage Considerations**.
3. **HSDCL** is pulled up by a 1k resistor.
4. This timing must be adhered to only if two consecutive reads from one of these registers are executed.
5. It is recommended that  $\text{HSDCL} \leq 2\text{y}(\text{HSDCL} - 10 \text{ minimum for } 20.5 \text{ MHz})$ ,  $2\text{y}(\text{HSDCL} - 7 \text{ minimum for } 27 \text{ MHz})$  and  $2\text{y}(\text{HSDCL} - 6 \text{ minimum for } 33 \text{ MHz})$  for two consecutive writes to **IC1**, executed without polling **TXDR** or **RDR**.








Host Figure 4. Host Write Cycle (Non-DMA Mode)



DSP56001 Electrical Characteristics



Host Figure 6. Host DMA Write Cycle

DSP56001 Electrical Characteristics

AC Electrical Characteristics - SC Timing

(V<sub>DD</sub> = 5.0 Vdc ± 10%, T<sub>A</sub> = -40 to +100 °C, CL = 50 pF ± 1 TTL Load at 20.5 MHz and 27 MHz,  
see SCI Figure 1 and 2)  
t<sub>CLK</sub> = Clock Cycle = 50 nanoseconds ± 0.7 cycles  
t<sub>SCC</sub> = Synchronous Clock Cycle Time (for internal clock t<sub>SCC</sub> is determined by the SCI clock control register and t<sub>SCC</sub>)

SCI Synchronous Mode Timing

Num	Characteristics	20.5 MHz		27 MHz		33 MHz		Unit
		Min	Max	Min	Max	Min	Max	
16	Synchronous Clock Cycle — t <sub>SCC</sub>	8 $\mu$ s	—	8 $\mu$ s	—	8 $\mu$ s	—	ns
17	Clock Low Period	4 $\mu$ s±30	—	4 $\mu$ s±15	—	4 $\mu$ s±15	—	ns
18	Clock High Period	4 $\mu$ s±30	—	4 $\mu$ s±15	—	4 $\mu$ s±15	—	ns
19	Output Data Setup to Clock Falling Edge (Internal Clock)	4 $\mu$ s±30	—	4 $\mu$ s±15	—	4 $\mu$ s±15	—	ns
20	Output Data Hold After Clock Rising Edge (Internal Clock)	4 $\mu$ s±30	—	4 $\mu$ s±15	—	4 $\mu$ s±15	—	ns
21	Input Data Setup Time Before Clock Rising Edge (Internal Clock)	4 $\mu$ s±30	—	4 $\mu$ s±15	—	4 $\mu$ s±15	—	ns
22	Input Data Hold Time After Clock Rising Edge (Internal Clock)	4 $\mu$ s±30	—	4 $\mu$ s±15	—	4 $\mu$ s±15	—	ns
23	Input Data Not Valid Before Clock Rising Edge (Internal Clock)	—	4 $\mu$ s±30	—	4 $\mu$ s±15	—	4 $\mu$ s±15	ns
24	Output Data Setup to Output Data Valid (External Clock)	—	63	—	48	—	39	ns
25	Output Data Hold After Output Data Valid (External Clock)	—	63	—	48	—	39	ns
26	Output Data Setup After Clock Rising Edge (External Clock)	—	63	—	48	—	39	ns
27	Output Data Hold After Clock Rising Edge (External Clock)	—	63	—	48	—	39	ns
28	Input Data Setup Time After Clock Rising Edge (External Clock)	—	63	—	48	—	39	ns
29	Input Data Hold Time After Clock Rising Edge (External Clock)	—	63	—	48	—	39	ns



DSP56001 Electrical Characteristics


AC Electrical Characteristics - SCI Timing

(V<sub>DD</sub> = 5.0 Vdc ± 10%, T<sub>A</sub> = 40 to +100 °C, CL = 50 pF ± 1%, Load at 20.5 MHz and 27 MHz;  
see SCI Figure 1 and 2)  
t<sub>SD</sub> = Clock cycle × 50 (asynchronous cycle × 2.7 times)  
t<sub>ACC</sub> = Asynchronous clock cycle time  
t<sub>ACC</sub> = Asynchronous Clock Cycle Time for external clock (ACC is determined by the SCI clock control register and key)


SCI Asynchronous Mode Timing - TX Clock

Num	Characteristics	20.5 MHz		27 MHz		33 MHz		Unit
		Min	Max	Min	Max	Min	Max	
16	Asynchronous Write Cycle	64 t <sub>SD</sub>	—	64 t <sub>SD</sub>	—	64 t <sub>SD</sub>	—	ns
17	Clock Low Period	50 ns (typ)	—	50 ns (typ)	—	50 ns (typ)	—	ns
18	Clock High Period	50 ns (typ)	—	50 ns (typ)	—	50 ns (typ)	—	ns
19	Output Write Delay to Clock Rising Edge (external clock)	30 t <sub>SD</sub>	—	30 t <sub>SD</sub>	—	30 t <sub>SD</sub>	—	ns
20	Output Write Delay to Clock Rising Edge (internal clock)	30 t <sub>SD</sub>	—	30 t <sub>SD</sub>	—	30 t <sub>SD</sub>	—	ns
21	Output Write Delay After Clock Rising Edge (external clock)	30 t <sub>SD</sub>	—	30 t <sub>SD</sub>	—	30 t <sub>SD</sub>	—	ns
22	Output Write Delay After Clock Rising Edge (internal clock)	30 t <sub>SD</sub>	—	30 t <sub>SD</sub>	—	30 t <sub>SD</sub>	—	ns

DSP56001 Electrical Characteristics



DSP56001 Electrical Characteristics



ROLA DSP5600


MOTOROLA  
28 DSP5600

**DSP56001 Electrical Characteristic**  
**AC Electrical Characteristics - SSI Timing (Continued)**


Characteristics		20.5 MHz		27 MHz		33 MHz		Units
		Min	Max	Min	Max	Min	Max	
54	Logic Input Setup Time After Pull-Up Edge ( $t_{SU}$ ) ns	—	50	—	50	—	25	ns
55	Logic Input Setup Time After Pull-Down Edge ( $t_{SD}$ ) ns	—	50	—	50	—	25	ns
56	Logic Rising Edge to First Out High ( $t_{R1}$ ) ns	—	20	—	20	—	15	ns
57	Logic Rising Edge to First Out Low ( $t_{R2}$ ) ns	—	20	—	20	—	15	ns
58	Logic Falling Edge to First Out High ( $t_{F1}$ ) ns	—	10	—	10	—	10	ns
59	Logic Falling Edge to First Out Low ( $t_{F2}$ ) ns	—	10	—	10	—	10	ns
60	Logic Rising Edge to Data Out High ( $t_{R1D}$ ) ns	—	10	—	10	—	10	ns
61	Logic Rising Edge to Data Out Low ( $t_{R2D}$ ) ns	—	10	—	10	—	10	ns
62	Logic Falling Edge to Data Out High ( $t_{F1D}$ ) ns	—	10	—	10	—	10	ns
63	Logic Falling Edge to Data Out Low ( $t_{F2D}$ ) ns	—	10	—	10	—	10	ns
64	Logic Rising Edge to Data Out High ( $t_{R1D}$ ) ns	—	10	—	10	—	10	ns
65	Logic Rising Edge to Data Out Low ( $t_{R2D}$ ) ns	—	10	—	10	—	10	ns
66	Logic Falling Edge to Data Out High ( $t_{F1D}$ ) ns	—	10	—	10	—	10	ns
67	Logic Falling Edge to Data Out Low ( $t_{F2D}$ ) ns	—	10	—	10	—	10	ns
68	Logic Rising Edge to Data Out High ( $t_{R1D}$ ) ns	—	10	—	10	—	10	ns
69	Logic Rising Edge to Data Out Low ( $t_{R2D}$ ) ns	—	10	—	10	—	10	ns
70	Logic Falling Edge to Data Out High ( $t_{F1D}$ ) ns	—	10	—	10	—	10	ns
71	Logic Falling Edge to Data Out Low ( $t_{F2D}$ ) ns	—	10	—	10	—	10	ns
72	Logic Rising Edge to Data Out High ( $t_{R1D}$ ) ns	—	10	—	10	—	10	ns
73	Logic Rising Edge to Data Out Low ( $t_{R2D}$ ) ns	—	10	—	10	—	10	ns
74	Logic Falling Edge to Data Out High ( $t_{F1D}$ ) ns	—	10	—	10	—	10	ns
75	Logic Falling Edge to Data Out Low ( $t_{F2D}$ ) ns	—	10	—	10	—	10	ns
76	Logic Rising Edge to Data Out High ( $t_{R1D}$ ) ns	—	10	—	10	—	10	ns
77	Logic Rising Edge to Data Out Low ( $t_{R2D}$ ) ns	—	10	—	10	—	10	ns
78	Logic Falling Edge to Data Out High ( $t_{F1D}$ ) ns	—	10	—	10	—	10	ns
79	Logic Falling Edge to Data Out Low ( $t_{F2D}$ ) ns	—	10	—	10	—	10	ns
80	Logic Rising Edge to Data Out High ( $t_{R1D}$ ) ns	—	10	—	10	—	10	ns
81	Logic Rising Edge to Data Out Low ( $t_{R2D}$ ) ns	—	10	—	10	—	10	ns
82	Logic Falling Edge to Data Out High ( $t_{F1D}$ ) ns	—	10	—	10	—	10	ns
83	Logic Falling Edge to Data Out Low ( $t_{F2D}$ ) ns	—	10	—	10	—	10	ns
84	Logic Rising Edge to Data Out High ( $t_{R1D}$ ) ns	—	10	—	10	—	10	ns
85	Logic Rising Edge to Data Out Low ( $t_{R2D}$ ) ns	—	10	—	10	—	10	ns
86	Logic Falling Edge to Data Out High ( $t_{F1D}$ ) ns	—	10	—	10	—	10	ns
87	Logic Falling Edge to Data Out Low ( $t_{F2D}$ ) ns	—	10	—	10	—	10	ns
88	Logic Rising Edge to Data Out High ( $t_{R1D}$ ) ns	—	10	—	10	—	10	ns
89	Logic Rising Edge to Data Out Low ( $t_{R2D}$ ) ns	—	10	—	10	—	10	ns
90	Logic Falling Edge to Data Out High ( $t_{F1D}$ ) ns	—	10	—	10	—	10	ns
91	Logic Falling Edge to Data Out Low ( $t_{F2D}$ ) ns	—	10	—	10	—	10	ns
92	Logic Rising Edge to Data Out High ( $t_{R1D}$ ) ns	—	10	—	10	—	10	ns
93	Logic Rising Edge to Data Out Low ( $t_{R2D}$ ) ns	—	10	—	10	—	10	ns
94	Logic Falling Edge to Data Out High ( $t_{F1D}$ ) ns	—	10	—	10	—		

**Note:**  
1. For internal clock, External Clock Cycle is defined by lcyc and SSI control register.

DSP56001 Electrical Characteristics



DSP56001 Electrical Characteristics



DSP56001 Electrical Characteristics

AC Electrical Characteristics —

Capacitance Derating — External Bus Asynchronous Timing

V<sub>DD</sub> = 5.0 V ± 10%, T<sub>amb</sub> = -40 to +100 °C, C<sub>L</sub> = 50 pF ± 1 TL, Load at 20.5 MHz and 27 MHz.

V<sub>DD</sub> = 5.0 V ± 10%, T<sub>amb</sub> = -40 to +100 °C, C<sub>L</sub> = 50 pF ± 1 TL, Load at 33 MHz, see also Figures 1 and 2.

Q<sub>DD</sub> = Clock cycle × 1.2 instruction cycle × 2.7 cycles

W<sub>DD</sub> = Number of Word Stages, Determined by 50% Register (W<sub>DD</sub> = 5 to 10)

The DSP56001 External Bus Timing Specifications are designed and tested at the maximum capacitive load of 50 pF, including wiring capacitance. Typically, the drive capability of the External Bus pins (A0-A15, D0-D31, **PE**, **OE**, **WE**, **RD**, **WR**, **Y0**, **Y1**) exceeds 1 mA per 12 pF of additional capacitance from 50 pF to 200 pF of loading. Pin B and C pins drive heavily at 1 mA per 5 pF of additional capacitance from 50 pF to 200 pF of loading.

Active low inputs should be "pulled up" in a manner consistent with the AC and DC specifications.

To conserve power, when an internal memory access follows an external memory access, the **WE** and **OE** outputs remain deasserted and A0-A15 and Y0-Y1 do not change from their previous state. Since **PE** and **OE** will be deasserted (they do not change) between bus external accesses for the same memory segment indicating that no external memory access is occurring. If **WE** has been asserted, then the bus upgrade will be three-stated according to the timing information in this data sheet.

Num	Characteristics	20.5 MHz		27 MHz		33 MHz		Unit
		Min	Max	Min	Max	Min	Max	
110	Setup from <b>WE</b> Assertion to <b>RD</b> (see Note 1)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	Access time	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	(see Note 2)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	(see Note 3)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	(see Note 4)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
111	Setup from <b>WE</b> Assertion to <b>RD</b> (see Note 1)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	Access time	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	(see Note 2)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	(see Note 3)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	(see Note 4)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
112	Setup from <b>WE</b> Assertion to <b>RD</b> (see Note 1)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	Access time	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	(see Note 2)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	(see Note 3)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	(see Note 4)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
113	Setup from <b>WE</b> Assertion to <b>RD</b> (see Note 1)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	Access time	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	(see Note 2)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	(see Note 3)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	(see Note 4)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
114	Setup from <b>WE</b> Assertion to <b>RD</b> (see Note 1)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	Access time	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	(see Note 2)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	(see Note 3)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	(see Note 4)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
115	Setup from <b>WE</b> Assertion to <b>RD</b> (see Note 1)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	Access time	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	(see Note 2)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	(see Note 3)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	(see Note 4)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
116	Setup from <b>WE</b> Assertion to <b>RD</b> (see Note 1)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	Access time	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	(see Note 2)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	(see Note 3)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	(see Note 4)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
117	Setup from <b>WE</b> Assertion to <b>RD</b> (see Note 1)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	Access time	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	(see Note 2)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	(see Note 3)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	(see Note 4)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
118	Setup from <b>WE</b> Assertion to <b>RD</b> (see Note 1)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	Access time	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	(see Note 2)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	(see Note 3)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	(see Note 4)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
119	Setup from <b>WE</b> Assertion to <b>RD</b> (see Note 1)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	Access time	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	(see Note 2)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	(see Note 3)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	(see Note 4)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
120	Setup from <b>WE</b> Assertion to <b>RD</b> (see Note 1)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	Access time	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	(see Note 2)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	(see Note 3)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	(see Note 4)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
121	Setup from <b>WE</b> Assertion to <b>RD</b> (see Note 1)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	Access time	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	(see Note 2)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	(see Note 3)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	(see Note 4)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
122	Setup from <b>WE</b> Assertion to <b>RD</b> (see Note 1)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	Access time	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	(see Note 2)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	(see Note 3)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	(see Note 4)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
123	Setup from <b>WE</b> Assertion to <b>RD</b> (see Note 1)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	Access time	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	(see Note 2)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	(see Note 3)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	(see Note 4)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
124	Setup from <b>WE</b> Assertion to <b>RD</b> (see Note 1)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	Access time	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	(see Note 2)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	(see Note 3)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	(see Note 4)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
125	Setup from <b>WE</b> Assertion to <b>RD</b> (see Note 1)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	Access time	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	(see Note 2)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	(see Note 3)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	(see Note 4)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
126	Setup from <b>WE</b> Assertion to <b>RD</b> (see Note 1)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	Access time	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	(see Note 2)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	(see Note 3)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns
	(see Note 4)	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	2-ns	4 <sup>ns</sup>	ns




DSP56001 Electrical Characteristics  
AC Electrical Characteristics - External Bus Asynchronous Timing  
(Continued)


Num	Characteristics	20.5 MHz		27 MHz		33 MHz		Units
		Min	Max	Min	Max	Min	Max	
127	Address Valid to $\overline{OE}$ Assertion VDS = 0 VDS = 0	typical 8 typical 8	—	typical 6 typical 6	—	typical 6 typical 6	—	ns
128	Input Data Valid Time to $\overline{WE}$ Deassertion	0	—	0	—	0	—	ns
129	$\overline{WE}$ Assertion Width VDS = 0 VDS = 0	typical 8 typical 8	—	typical 8 typical 8	—	typical 6 typical 6.5	—	ns
130	Address Valid to Input Data Valid VDS = 1 VDS = 0	typical 18 typical 18	—	typical 18 typical 18	—	typical 11 typical 11	—	ns
131	Address Valid to $\overline{WE}$ Assertion	typical 8 typical 8	typical 8 typical 8	typical 7 typical 7	typical 6 typical 6.5	typical 6 typical 6.5	—	ns
132	$\overline{WE}$ Deassertion to Input Data Valid VDS = 0	typical 8 typical 8	—	typical 7 typical 7	—	typical 6 typical 6	—	ns
133	$\overline{WE}$ Deassertion to $\overline{OE}$ Assertion	typical 8 typical 8	—	typical 7 typical 7	typical 6 typical 6	—	—	ns
134	$\overline{WE}$ Deassertion to $\overline{OE}$ Deassertion	typical 8 typical 8	—	typical 7 typical 7	typical 6 typical 6	—	—	ns
135	$\overline{WE}$ Deassertion to $\overline{OE}$ Assertion	typical 8 typical 8	—	typical 7 typical 7	typical 6 typical 6	—	—	ns
136	$\overline{WE}$ Deassertion to $\overline{OE}$ Deassertion	typical 8 typical 8	—	typical 7 typical 7	typical 6 typical 6	—	—	ns
137	$\overline{WE}$ Deassertion to $\overline{OE}$ Assertion	typical 8 typical 8	—	typical 7 typical 7	typical 6 typical 6	—	—	ns
138	$\overline{WE}$ Deassertion to $\overline{OE}$ Deassertion	typical 8 typical 8	—	typical 7 typical 7	typical 6 typical 6	—	—	ns

- Notes:
1. VDS = 0: external access from the DSP.
  2. During external read or write access.
  3. During external read/write access.
  4. During the  $\overline{STOP}$  mode the external bus will not be released and  $\overline{OE}$  will not go low. However, if the bus is released ( $\overline{STOP} = 0$ ) and the  $\overline{STOP}$  condition is executed while  $\overline{STOP} = 0$  then the bus will remain released while the DSP is in the  $\overline{STOP}$  mode and  $\overline{OE}$  will remain low.
  5. During the WAIT mode the  $\overline{BENET}$  device remains active.
  6. Typical values at 27 MHz and VDS = 0: Min = 0.5  
at 20 MHz and VDS = 0: Min = 0.5-0.5  
at 27 MHz and VDS = 0: Min = 0.5-0.5  
at 33 MHz and VDS = 0: Min = 0.5-0.5  
at 33 MHz and VDS = 0: Min = 0.5-0.5

DSP56001 Electrical Characteristics



Async. Bus Figure 1. Bus Request / Bus Grant Timing




Async. Bus Figure 2. External Bus Asynchronous Timing

DSP56001 Electrical Characteristics  
AC Electrical Characteristics - External Bus Synchronous Timing  
V<sub>DD</sub> = 5.0 Vdc ± 10%, T<sub>amb</sub> = -40 to 105 °C at 20.0 MHz/27 MHz;  
V<sub>DD</sub> = 5.0 Vdc ± 5%, T<sub>amb</sub> = -40 to 105 °C at 33 MHz

Num	Characteristics	20.5 MHz		27 MHz		33 MHz		Unit
		Min	Max	Min	Max	Min	Max	
140	Ck Low Transition To Address Valid	---	20	---	10	---	10	ns
141	Ck High Transition To WE <sup>1</sup> V <sub>DD</sub> = 5 Assumes (see Note 2) V <sub>DD</sub> = 5	0	10 t <sub>SDA10</sub>	0	10 t <sub>SDA10</sub>	0	17 t <sub>SDA17</sub>	ns
142	Ck High Transition To WE <sup>1</sup> Overcurrent	5	21	5	16	5	13	ns
143	Ck High Transition To WE <sup>1</sup> Assertion	0	10	0	10	0	16	ns
144	Ck High Transition To WE <sup>1</sup> Deassertion	5	19	5	15	4.5	10.5	ns
145	Ck Low Transition To DATAOUT Valid	---	20	---	10	---	10	ns
146	Ck Low Transition To DATA Out Invalid (see Note 3)	5	---	4	---	3.5	---	ns
147	DATA In Valid To Ck High Transition (Setup)	0	---	0	---	0	---	ns
148	Ck High Transition To DATA In Hold <sup>4</sup> (Holds)	10	---	10	---	10	---	ns
149	Ck Low To Address Invalid (see Note 3)	5	---	5	---	5	---	ns

Notes:  
1. AC timing specifications which are referenced to a device input signal are measured 0 picoseconds with respect to the 50% point of the respective input signal transition.  
2. WE pin with setup relative specified in the DQS.  
3. Ck time to deassert should appear: WE and Ck low to address invalid (spec. 145) includes the time after which data/busses are no longer guaranteed to be valid.  
4. Includes the time after which data/busses are no longer guaranteed to be valid.

DSP56001 Electrical Characteristics



Sync. Bus Figure 1. DSP56001 Synchronous Bus Timing


Note: During Read-Modify-Write instructions, the address lines do not change states.

DSP56001 Electrical Characteristics  
AC Electrical Characteristics - Bus Strobe / Wait Tuning

Num	Characteristics	26.5 MHz		27 MHz		33 MHz		Unit
		Min	Max	Min	Max	Min	Max	
100	CLK Line Transition To <b>WE</b> Assertion	4	24	3	12	2.5	12	ns
101	<b>WE</b> Assertion To CLK Line Transition (Setup time)	4	—	3	—	2.5	—	ns
102	CLK Line Negation To <b>WE</b> Deassertion (Pulse Minimum Timing)	14	120-14	13	120-14	12	120-14	ns
103	<b>WE</b> Deassertion To CLK Line Transition (Pulse Maximum Timing) (2 wait states)	8	—	6	—	5	—	ns
104	CLK Line Transition To <b>WE</b> Deassertion	5	20	4	20	3.5	10	ns
105	<b>WE</b> Deassertion To Address Valid	-2	10	-2	8	-2	6.5	ns
106	<b>WE</b> Assertion To <b>WE</b> Deassertion (See Note 2)	0	100-15	0	100-11	0	100-10	ns
107	<b>WE</b> Deassertion To <b>WE</b> Assertion (See Note 2 and Note 4) WS 0, 2 WS 1, 3	400 400	200-10 100-10	400 400	200-10 100-10	200-4 100-4	200-3 100-3	ns ns
108	<b>WE</b> Assertion To <b>WE</b> Deassertion	100-10	200-10 400	100-10	200-10 400	100-4	200-3 400	ns
109	Minimum <b>WE</b> Deassertion Width For Continuous Internal Accesses	10-7	—	10-6	—	10-4.5	—	ns
110	<b>WE</b> Deassertion To Address Invalid (See Note 2)	10-10	—	10-8	—	10-6.5	—	ns
111	Address Valid To <b>WE</b> Deassertion (See Note 2)	10	—	12	—	10	—	ns

- Note:
1. AC timing specifications which are referenced to a device input signal are measured in production with respect to the 50% point of the magnetic field graph's transition.
  2. If wait states are also required using the **WDS** and if the number of wait states is greater than 2, then deassertion hardware (AR and I/O) will be necessary.
  3. **WE** deassertion to address invalid indicates the time after which the address are no longer guaranteed to be valid.
  4. The maximum number of wait states when using **WE0-07F** is two (2).
  5. For read-to-read applications, the address bus will not change states between the read and the write cycle. However, **WE** will deassert before opening again for the write cycle. If wait states are desired for each of the read and write cycle, the **WE** pin must be asserted once for each cycle.


DSP56001 Electrical Characteristics



Bus Arbitration Figure 1. DSP56001 Synchronous BS / WT Timings

Note: During Read/Modify-Write Instructions, the address lines do not change state.  
However, BS will deassert before asserting again for the write cycle.

DSP56001 Electrical Characteristics




Bus Arbitration Figure 2. DSP56001 Asynchronous  $\overline{SS}$  /  $\overline{WT}$  Timings

Note: During Read/Modify/Write instructions, the address lines will not change states. However,  $\overline{SS}$  will deassert before asserting again for the write cycle.





APPENDIX A  
ORDERING INFORMATION



DSP56001 SOCKET INFORMATION


PGA				
Supplier	Telephone	Socket Type	Part Number	Comment
Advanced Technology				
ATP	(801) 833-8200	Standard 88 Pin	4C3088-0112 <sup>1</sup>	Includes Contact in Center
AMP				
	(717) 564-0100	Standard 88 Pin	1-03023-3 1-03023-9	Like Motorola Part 2ZF Preselected
Radstone Negative				
	(812) 945-0211	Custom Pinout	PGA-080C0P3-0-10 <sup>2</sup>	2ZF Burn in and Test
Sarnic				
	(812) 944-4723	Standard 100 Pin Custom 88 Pin	98190-130-20T1-01 <sup>1</sup> CP145-88-20T1-138 <sup>1</sup>	High Temp. Longer Leads Includes Contact in Center No Contact
NOTES:				
1. Please specify wirewrap and plating options. The part numbers shown specify low profile solder tail pins having a tin contact and tin shield.				
2. Please specify wirewrap and plating options. The part numbers shown specify gold contact and tin shield.				
3. Contact the vendor, correct data are required, order 40.				

CGFP

Supplier	Telephone	Socket Type	Part Number	Comment
Rad	(717) 564-0100	---	80205A-01 <sup>1</sup>	Converts CGFP to 96 AMP's 100 position PQFP "Micro Pin" Socket
NOTES:				
1. This part is not a socket. It is a converter that allows a CGFP part to be used in the PQFP socket described below.				

PQFP

Supplier	Telephone	Socket Type	Part Number	Comment
Rad	(717) 564-0100	100 Pin	80190-01 <sup>1</sup> 80190-01 <sup>1</sup>	Housing Sub-assembly and Cover for 100 position PQFP "Micro Pin" Socket
NOTES:				
1. One housing sub-assembly and one cover are required for each socket.				



Mechanical Specification Table A-1. CGPP and PQFP Pin Out

PIN #FUNCTION	PIN #FUNCTION	PIN #FUNCTION	PIN #FUNCTION
10 NO CONNECT	110 NO CONNECT	80 NO CONNECT	60 NO CONNECT
11 NO	111 D0	81 D0	61 NO CONNECT
12 NO	112 D0	82 D0	62 <b>VT</b>
13 NO	113 D0	83 D0	63 <b>VT</b>
14 NO	114 D0	84 A15	64 <b>VT</b>
15 PERIPHERAL VCC	115 DATA BUS GND	85 NO CONNECT	65 <b>VT</b>
16 NO	116 NO CONNECT	86 A15	66 NO CONNECT
17 NO	117 NO CONNECT	87 A15	67 NO CONNECT
18 NO	118 D15	88 A15	68 NO CONNECT
19 NO	119 D15	89 A15	69 NO CONNECT
20 NO	120 D15	90 A15	70 NO CONNECT
21 NO	121 D15	91 A15	71 NO CONNECT
22 NO	122 D15	92 A15	72 NO CONNECT
23 NO	123 D15	93 A15	73 NO CONNECT
24 NO	124 D15	94 A15	74 NO CONNECT
25 NO	125 D15	95 A15	75 NO CONNECT
26 NO	126 D15	96 A15	76 NO CONNECT
27 NO	127 D15	97 A15	77 NO CONNECT
28 NO	128 D15	98 A15	78 NO CONNECT
29 NO	129 D15	99 A15	79 NO CONNECT
30 NO	130 D15	100 A15	80 NO CONNECT
31 NO	131 D15	101 A15	81 NO CONNECT
32 NO	132 D15	102 A15	82 NO CONNECT
33 NO	133 D15	103 A15	83 NO CONNECT
34 NO	134 D15	104 A15	84 NO CONNECT
35 NO	135 D15	105 A15	85 NO CONNECT
36 NO	136 D15	106 A15	86 NO CONNECT
37 NO	137 D15	107 A15	87 NO CONNECT
38 NO	138 D15	108 A15	88 NO CONNECT
39 NO	139 D15	109 A15	89 NO CONNECT
40 NO	140 D15	110 A15	90 NO CONNECT
41 NO	141 D15	111 A15	91 NO CONNECT
42 NO	142 D15	112 A15	92 NO CONNECT
43 NO	143 D15	113 A15	93 NO CONNECT
44 NO	144 D15	114 A15	94 NO CONNECT
45 NO	145 D15	115 A15	95 NO CONNECT
46 NO	146 D15	116 A15	96 NO CONNECT
47 NO	147 D15	117 A15	97 NO CONNECT
48 NO	148 D15	118 A15	98 NO CONNECT
49 NO	149 D15	119 A15	99 NO CONNECT
50 NO	150 D15	120 A15	100 NO CONNECT
51 NO	151 D15	121 A15	101 NO CONNECT
52 NO	152 D15	122 A15	102 NO CONNECT
53 NO	153 D15	123 A15	103 NO CONNECT
54 NO	154 D15	124 A15	104 NO CONNECT
55 NO	155 D15	125 A15	105 NO CONNECT
56 NO	156 D15	126 A15	106 NO CONNECT
57 NO	157 D15	127 A15	107 NO CONNECT
58 NO	158 D15	128 A15	108 NO CONNECT
59 NO	159 D15	129 A15	109 NO CONNECT
60 NO	160 D15	130 A15	110 NO CONNECT
61 NO	161 D15	131 A15	111 NO CONNECT
62 NO	162 D15	132 A15	112 NO CONNECT
63 NO	163 D15	133 A15	113 NO CONNECT
64 NO	164 D15	134 A15	114 NO CONNECT
65 NO	165 D15	135 A15	115 NO CONNECT
66 NO	166 D15	136 A15	116 NO CONNECT
67 NO	167 D15	137 A15	117 NO CONNECT
68 NO	168 D15	138 A15	118 NO CONNECT
69 NO	169 D15	139 A15	119 NO CONNECT
70 NO	170 D15	140 A15	120 NO CONNECT
71 NO	171 D15	141 A15	121 NO CONNECT
72 NO	172 D15	142 A15	122 NO CONNECT
73 NO	173 D15	143 A15	123 NO CONNECT
74 NO	174 D15	144 A15	124 NO CONNECT
75 NO	175 D15	145 A15	125 NO CONNECT
76 NO	176 D15	146 A15	126 NO CONNECT
77 NO	177 D15	147 A15	127 NO CONNECT
78 NO	178 D15	148 A15	128 NO CONNECT
79 NO	179 D15	149 A15	129 NO CONNECT
80 NO	180 D15	150 A15	130 NO CONNECT
81 NO	181 D15	151 A15	131 NO CONNECT
82 NO	182 D15	152 A15	132 NO CONNECT
83 NO	183 D15	153 A15	133 NO CONNECT
84 NO	184 D15	154 A15	134 NO CONNECT
85 NO	185 D15	155 A15	135 NO CONNECT
86 NO	186 D15	156 A15	136 NO CONNECT
87 NO	187 D15	157 A15	137 NO CONNECT
88 NO	188 D15	158 A15	138 NO CONNECT
89 NO	189 D15	159 A15	139 NO CONNECT
90 NO	190 D15	160 A15	140 NO CONNECT
91 NO	191 D15	161 A15	141 NO CONNECT
92 NO	192 D15	162 A15	142 NO CONNECT
93 NO	193 D15	163 A15	143 NO CONNECT
94 NO	194 D15	164 A15	144 NO CONNECT
95 NO	195 D15	165 A15	145 NO CONNECT
96 NO	196 D15	166 A15	146 NO CONNECT
97 NO	197 D15	167 A15	147 NO CONNECT
98 NO	198 D15	168 A15	148 NO CONNECT
99 NO	199 D15	169 A15	149 NO CONNECT
100 NO	200 D15	170 A15	150 NO CONNECT

Note: D0, no connect to "NO CONNECT" pins.  
D15, no connect to "NO CONNECT" pins.

Mechanical Specification Figure A-2. Ceramic Quad Flat Pack

MOTOROLA

A4

DSP56001



Mechanical Specification Figure A-3. Plastic Quad Flat Pack

MOTOROLA  
A-6

DSP56001

Mechanical Specification Figure A-3. Plastic Quad Flat Pack (Continued)

DSP56001

MOTOROLA  
A-7

MOTOROLA  
A8

DSP56001



## APPENDIX B

### APPLICATION EXAMPLES

The lowest cost DSP56001 based system is shown in Figure B-1. It uses no run time external memory and requires only two chips, the DSP56001 and a low cost EPROM. The EPROM read access time should be less than 780 nanoseconds when the

A system with external data RAM memory requires no glue logic to select the external EPROM from bootstrap mode.  $\overline{PE}$  is used to enable the EPROM and  $\overline{CE}$  is used to enable the high speed data memories as shown in Figure B-2.




Figure B-1. No Glue Logic, Low Cost Memory Port Bootstrap — Mode 1




Figure B-2. Port A Bootstrap with External Data RAM — Mode 1

DGPS6001

MOTOROLA  
B-1

Figure B-3 shows the DSP56001 bootstrapping via the Host Port from an MCS8000.




Figure B-3. DSP56001 Host Bootstrap Example — Mode 1




Figure B-4. 32K Words of External Program ROM — Mode 2

MOTOROLA  
B-2

DSP56001

Figure 9-5 shows an alternative clock oscillator circuit used in the Graphic Equalizer application note (APR2). The 330  $\Omega$  resistor provides additional current limiting in the crystal. Figure 9-6 shows a circuit which waits until Vcc on the DSP is at least 4.5 V before initiating a 3.75 ms minimum (150,000T) oscillator stabilization delay required for the on-chip oscillator (only 50T is required for an external oscillator). This insures that the DSP is operational and stable before releasing the reset signal.





Figure B-5. Alternative Clock Circuit from the Graphic Equalizer (APR2)



**Figure B-6. Reset Circuit Using MC34064/MC33064**



Figure B-8 shows the DSP56001 connected to the bus of an IBMPC computer. The PAL equators and other details of this circuit are available in "ISA BUS INTERFACE FOR TMS DSP56001" which is provided on request by the Motorola DSP Marketing Department (312) 801-2030.




Figure B-8. DSP56001-to-ISA Bus Interface Schematic

MOTOROLA  
B4

DSP6001

APPENDIX C			
MU-LAW / A-LAW EXPANSION TABLES			
INDEX	INDEX	INDEX	INDEX
M_00	000000	M_01	000000
M_01	000000	M_02	000000
M_02	000000	M_03	000000
M_03	000000	M_04	000000
M_04	000000	M_05	000000
M_05	000000	M_06	000000
M_06	000000	M_07	000000
M_07	000000	M_08	000000
M_08	000000	M_09	000000
M_09	000000	M_10	000000
M_10	000000	M_11	000000
M_11	000000	M_12	000000
M_12	000000	M_13	000000
M_13	000000	M_14	000000
M_14	000000	M_15	000000
M_15	000000	M_16	000000
M_16	000000	M_17	000000
M_17	000000	M_18	000000
M_18	000000	M_19	000000
M_19	000000	M_20	000000
M_20	000000	M_21	000000
M_21	000000	M_22	000000
M_22	000000	M_23	000000
M_23	000000	M_24	000000
M_24	000000	M_25	000000
M_25	000000	M_26	000000
M_26	000000	M_27	000000
M_27	000000	M_28	000000
M_28	000000	M_29	000000
M_29	000000	M_30	000000
M_30	000000	M_31	000000
M_31	000000	M_32	000000
M_32	000000	M_33	000000
M_33	000000	M_34	000000
M_34	000000	M_35	000000
M_35	000000	M_36	000000
M_36	000000	M_37	000000
M_37	000000	M_38	000000
M_38	000000	M_39	000000
M_39	000000	M_40	000000
M_40	000000	M_41	000000
M_41	000000	M_42	000000
M_42	000000	M_43	000000
M_43	000000	M_44	000000
M_44	000000	M_45	000000
M_45	000000	M_46	000000
M_46	000000	M_47	000000
M_47	000000	M_48	000000
M_48	000000	M_49	000000
M_49	000000	M_50	000000
M_50	000000	M_51	000000
M_51	000000	M_52	000000
M_52	000000	M_53	000000
M_53	000000	M_54	000000
M_54	000000	M_55	000000
M_55	000000	M_56	000000
M_56	000000	M_57	000000
M_57	000000	M_58	000000
M_58	000000	M_59	000000
M_59	000000	M_60	000000
M_60	000000	M_61	000000
M_61	000000	M_62	000000
M_62	000000	M_63	000000
M_63	000000	M_64	000000
M_64	000000	M_65	000000
M_65	000000	M_66	000000
M_66	000000	M_67	000000
M_67	000000	M_68	000000
M_68	000000	M_69	000000
M_69	000000	M_70	000000
M_70	000000	M_71	000000
M_71	000000	M_72	000000
M_72	000000	M_73	000000
M_73	000000	M_74	000000
M_74	000000	M_75	000000
M_75	000000	M_76	000000
M_76	000000	M_77	000000
M_77	000000	M_78	000000
M_78	000000	M_79	000000
M_79	000000	M_80	000000
M_80	000000	M_81	000000
M_81	000000	M_82	000000
M_82	000000	M_83	000000
M_83	000000	M_84	000000
M_84	000000	M_85	000000
M_85	000000	M_86	000000
M_86	000000	M_87	000000
M_87	000000	M_88	000000
M_88	000000	M_89	000000
M_89	000000	M_90	000000
M_90	000000	M_91	000000
M_91	000000	M_92	000000
M_92	000000	M_93	000000
M_93	000000	M_94	000000
M_94	000000	M_95	000000
M_95	000000	M_96	000000
M_96	000000	M_97	000000
M_97	000000	M_98	000000
M_98	000000	M_99	000000
M_99	000000	M_100	000000

Figure C-1. Mu-Law/A-Law Expansion Table Contents (Sheet 1 of 2)

[illegible]

Figure C-1. Mu-Law/A-Law Expansion Table Contents (Sheet 2 of 2)



### SINE WAVE TABLE

This sine wave table is normally used by FFT routines which use bit reversed address pointers. This table can be used as it is for up to 512-point FFTs; however, for larger FFTs, the table must be copied to a different memory location to allow the reverse-carry addressing mode to be used (see Section 5.3.2.3 REVERSE-CARRY MODIFIER (Rev.0000)) in the DSP56000/DSP56001 Digital Signal Processor User's Manual for additional information).

[illegible]

Figure D-1. Sine Wave Table Contents (Sheet 1 of 3)

0.74	0023000	+ 0.3136010519	0.84	0023009	- 0.4636010311
0.74	0023001	+ 0.3026010510	0.85	0023010	- 0.4527011110
0.74	0023002	+ 0.2897010508	0.86	0023011	- 0.4417011110
0.74	0023003	+ 0.2747010506	0.87	0023012	- 0.4307012210
0.74	0023004	+ 0.2597010504	0.88	0023013	- 0.4197012210
0.74	0023005	+ 0.2447010502	0.89	0023014	- 0.4087013310
0.74	0023006	+ 0.2297010500	0.90	0023015	- 0.3977013310
0.74	0023007	+ 0.2147010498	0.91	0023016	- 0.3867014410
0.74	0023008	+ 0.1997010496	0.92	0023017	- 0.3757015510
0.74	0023009	+ 0.1847010494	0.93	0023018	- 0.3647016610
0.74	0023010	+ 0.1697010492	0.94	0023019	- 0.3537017710
0.74	0023011	+ 0.1547010490	0.95	0023020	- 0.3427018810
0.74	0023012	+ 0.1397010488	0.96	0023021	- 0.3317019910
0.74	0023013	+ 0.1247010486	0.97	0023022	- 0.3207021010
0.74	0023014	+ 0.1097010484	0.98	0023023	- 0.3097022110
0.74	0023015	+ 0.0947010482	0.99	0023024	- 0.2987023210
0.74	0023016	+ 0.0797010480	1.00	0023025	- 0.2877024310
0.74	0023017	+ 0.0647010478	0.01	0023026	- 0.2767025410
0.74	0023018	+ 0.0497010476	0.02	0023027	- 0.2657026510
0.74	0023019	+ 0.0347010474	0.03	0023028	- 0.2547027610
0.74	0023020	+ 0.0197010472	0.04	0023029	- 0.2437028710
0.74	0023021	+ 0.0047010470	0.05	0023030	- 0.2327029810
0.74	0023022	+ 0.0000000000	0.06	0023031	- 0.2217030910
0.74	0023023	+ 0.0000000000	0.07	0023032	- 0.2107032010
0.74	0023024	+ 0.0000000000	0.08	0023033	- 0.1997033110
0.74	0023025	+ 0.0000000000	0.09	0023034	- 0.1887034210
0.74	0023026	+ 0.0000000000	0.10	0023035	- 0.1777035310
0.74	0023027	+ 0.0000000000	0.11	0023036	- 0.1667036410
0.74	0023028	+ 0.0000000000	0.12	0023037	- 0.1557037510
0.74	0023029	+ 0.0000000000	0.13	0023038	- 0.1447038610
0.74	0023030	+ 0.0000000000	0.14	0023039	- 0.1337039710
0.74	0023031	+ 0.0000000000	0.15	0023040	- 0.1227040810
0.74	0023032	+ 0.0000000000	0.16	0023041	- 0.1117041910
0.74	0023033	+ 0.0000000000	0.17	0023042	- 0.1007043010
0.74	0023034	+ 0.0000000000	0.18	0023043	- 0.0897044110
0.74	0023035	+ 0.0000000000	0.19	0023044	- 0.0787045210
0.74	0023036	+ 0.0000000000	0.20	0023045	- 0.0677046310
0.74	0023037	+ 0.0000000000	0.21	0023046	- 0.0567047410
0.74	0023038	+ 0.0000000000	0.22	0023047	- 0.0457048510
0.74	0023039	+ 0.0000000000	0.23	0023048	- 0.0347049610
0.74	0023040	+ 0.0000000000	0.24	0023049	- 0.0237050710
0.74	0023041	+ 0.0000000000	0.25	0023050	- 0.0127051810
0.74	0023042	+ 0.0000000000	0.26	0023051	- 0.0017052910
0.74	0023043	+ 0.0000000000	0.27	0023052	- 0.0000000000
0.74	0023044	+ 0.0000000000	0.28	0023053	- 0.0000000000
0.74	0023045	+ 0.0000000000	0.29	0023054	- 0.0000000000
0.74	0023046	+ 0.0000000000	0.30	0023055	- 0.0000000000
0.74	0023047	+ 0.0000000000	0.31	0023056	- 0.0000000000
0.74	0023048	+ 0.0000000000	0.32	0023057	- 0.0000000000
0.74	0023049	+ 0.0000000000	0.33	0023058	- 0.0000000000
0.74	0023050	+ 0.0000000000	0.34	0023059	- 0.0000000000
0.74	0023051	+ 0.0000000000	0.35	0023060	- 0.0000000000
0.74	0023052	+ 0.0000000000	0.36	0023061	- 0.0000000000
0.74	0023053	+ 0.0000000000	0.37	0023062	- 0.0000000000
0.74	0023054	+ 0.0000000000	0.38	0023063	- 0.0000000000
0.74	0023055	+ 0.0000000000	0.39	0023064	- 0.0000000000
0.74	0023056	+ 0.0000000000	0.40	0023065	- 0.0000000000
0.74	0023057	+ 0.0000000000	0.41	0023066	- 0.0000000000
0.74	0023058	+ 0.0000000000	0.42	0023067	- 0.0000000000
0.74	0023059	+ 0.0000000000	0.43	0023068	- 0.0000000000
0.74	0023060	+ 0.0000000000	0.44	0023069	- 0.0000000000
0.74	0023061	+ 0.0000000000	0.45	0023070	- 0.0000000000
0.74	0023062	+ 0.0000000000	0.46	0023071	- 0.0000000000
0.74	0023063	+ 0.0000000000	0.47	0023072	- 0.0000000000
0.74	0023064	+ 0.0000000000	0.48	0023073	- 0.0000000000
0.74	0023065	+ 0.0000000000	0.49	0023074	- 0.0000000000
0.74	0023066	+ 0.0000000000	0.50	0023075	- 0.0000000000
0.74	0023067	+ 0.0000000000	0.51	0023076	- 0.0000000000
0.74	0023068	+ 0.0000000000	0.52	0023077	- 0.0000000000
0.74	0023069	+ 0.0000000000	0.53	0023078	- 0.0000000000
0.74	0023070	+ 0.0000000000	0.54	0023079	- 0.0000000000
0.74	0023071	+ 0.0000000000	0.55	0023080	- 0.0000000000
0.74	0023072	+ 0.0000000000	0.56	0023081	- 0.0000000000
0.74	0023073	+ 0.0000000000	0.57	0023082	- 0.0000000000
0.74	0023074	+ 0.0000000000	0.58	0023083	- 0.0000000000
0.74	0023075	+ 0.0000000000	0.59	0023084	- 0.0000000000
0.74	0023076	+ 0.0000000000	0.60	0023085	- 0.0000000000
0.74	0023077	+ 0.0000000000	0.61	0023086	- 0.0000000000
0.74	0023078	+ 0.0000000000	0.62	0023087	- 0.0000000000
0.74	0023079	+ 0.0000000000	0.63	0023088	- 0.0000000000
0.74	0023080	+ 0.0000000000	0.64	0023089	- 0.0000000000
0.74	0023081	+ 0.0000000000	0.65	0023090	- 0.0000000000
0.74	0023082	+ 0.0000000000	0.66	0023091	- 0.0000000000
0.74	0023083	+ 0.0000000000	0.67	0023092	- 0.0000000000
0.74	0023084	+ 0.0000000000	0.68	0023093	- 0.0000000000
0.74	0023085	+ 0.0000000000	0.69	0023094	- 0.0000000000
0.74	0023086	+ 0.0000000000	0.70	0023095	- 0.0000000000
0.74	0023087	+ 0.0000000000	0.71	0023096	- 0.0000000000
0.74	0023088	+ 0.0000000000	0.72	0023097	- 0.0000000000
0.74	0023089	+ 0.0000000000	0.73	0023098	- 0.0000000000
0.74	0023090	+ 0.0000000000	0.74	0023099	- 0.0000000000
0.74	0023091	+ 0.0000000000	0.75	0023100	- 0.0000000000
0.74	0023092	+ 0.0000000000	0.76	0023101	- 0.0000000000
0.74	0023093	+ 0.0000000000	0.77	0023102	- 0.0000000000
0.74	0023094	+ 0.0000000000	0.78	0023103	- 0.0000000000
0.74	0023095	+ 0.0000000000	0.79	0023104	- 0.0000000000
0.74	0023096	+ 0.0000000000	0.80	0023105	- 0.0000000000
0.74	0023097	+ 0.0000000000	0.81	0023106	- 0.0000000000
0.74	0023098	+ 0.0000000000	0.82	0023107	- 0.0000000000
0.74	0023099	+ 0.0000000000	0.83	0023108	- 0.0000000000
0.74	0023100	+ 0.0000000000	0.84	0023109	- 0.0000000000
0.74	0023101	+ 0.0000000000	0.85	0023110	- 0.0000000000
0.74	0023102	+ 0.0000000000	0.86	0023111	- 0.0000000000
0.74	0023103	+ 0.0000000000	0.87	0023112	- 0.0000000000
0.74	0023104	+ 0.0000000000	0.88	0023113	- 0.0000000000
0.74	0023105	+ 0.0000000000	0.89	0023114	- 0.0000000000
0.74	0023106	+ 0.0000000000	0.90	0023115	- 0.0000000000
0.74	0023107	+ 0.0000000000	0.91	0023116	- 0.0000000000
0.74	0023108	+ 0.0000000000	0.92	0023117	- 0.0000000000
0.74	0023109	+ 0.0000000000	0.93	0023118	- 0.0000000000
0.74	0023110	+ 0.0000000000	0.94	0023119	- 0.0000000000
0.74	0023111	+ 0.0000000000	0.95	0023120	- 0.0000000000
0.74	0023112	+ 0.0000000000	0.96	0023121	- 0.0000000000
0.74	0023113	+ 0.0000000000	0.97	0023122	- 0.0000000000
0.74	0023114	+ 0.0000000000	0.98	0023123	- 0.0000000000
0.74	0023115	+ 0.0000000000	0.99	0023124	- 0.0000000000
0.74	0023116	+ 0.0000000000	1.00	0023125	- 0.0000000000

Figure D-1. Sine Wave Table Contents (Sheet 2 of 3)

S_PS	0000756	-0.2467126166	S_PS	0F05009	-0.1226106897
S_PS	0006657	-0.2469692833	S_PS	0F17430	-0.1260117865
S_PS	0009476	-0.2481610005	S_PS	0F40070	-0.0710444894
S_PS	0017768	-0.1500000000	S_PS	0F66027	-0.0400970216
S_PS	0033000	-0.1710961615	S_FF	0F7C065	-0.1049412094
S_PS	0037790	-0.1487651810			

Figure D-1. Sine Wave Table Contents (Sheet 3 of 3)

DSF58001

MOTOROLA  
D4

APPENDIX E

BOOTSTRAP MODE — OPERATING MODE 1

The bootstrap feature of the DSP56001 consists of four control on-chip modules: the 512 words of PRAM, a 32-word bootstrap ROM, the bootstrap control logic, and the bootstrap firmware program.

**BOOTSTRAP ROM**

This 32-word bootstrap ROM has been factory programmed to perform the actual bootstrap operation from the memory expansion port (Pins 41, 42) from the host interface. You have no access to the bootstrap ROM other than through the bootstrap program. Control logic will disable the bootstrap ROM during normal operation.

The storage in Mode 0 is a read-only memory.

**BOOTSTRAP CONTROL LOGIC**

The bootstrap mode control logic is activated when the DSP56001 is placed in Operating Mode 1. The control logic maps the bootstrap ROM into program memory space as long as the DSP56001 receives Operating Mode 1. The hardware then uses change operating modes when the bootstrap load is completed. When the DSP56001 exits the read state in Mode 1, the following actions occur:

- The control logic maps the bootstrap ROM into the space that DSP program memory space starting at location \$0000. This is space is read-only.
- The control logic turns the write enable to be write-only memory during the bootstrap loading process. Attempts to read from this space will result in failure from the read-only bootstrap ROM.
- Program execution begins at location \$0000 in the bootstrap ROM. The bootstrap ROM program is able to program the PRAM load through either the memory expansion port from a byte-wide external memory, or through the host interface.
- The bootstrap ROM program executes the following sequence to end the bootstrap operation and begin your program execution:
  - Enter Operating Mode 2 by writing to the CMR. This action will be timed to remove the bootstrap ROM from the program memory stack and enable read/write access to the PRAM.
  - The storage in Mode 0 is a read-only memory. The host program is executed a single cycle to execute the AWP ROM and begin execution of the program at location \$0000.

You may also disable the bootstrap mode by writing Operating Mode 1 to the CMR. This initiates a read operation to map the bootstrap ROM into the program memory space after a delay to allow execution of a single cycle instruction and then a AWP instruction, and bootstrap code for DSP56001 to begin the bootstrap process as described above in steps 1-4. This interrupt allows the DSP56001 user to resume the system with a different program if desired.

**BOOTSTRAP FIRMWARE PROGRAM**

Bootstrap ROM contains the bootstrap firmware program that performs read/write to the DSP56001 PRAM. The program is written in DSP56000/DSP56001 assembly language. It contains two separate methods of writing the PRAM: loading from a byte-wide memory starting at location P-\$0000, or loading

through the host interface. The particular method used is selected by the host of program memory location \$0000, bit 23. If location P-\$0000, bit 23 is read as a one, the selected bit version of the bootstrap program will be selected. Typically, a byte-wide DSP56001 will be connected to the DSP56001 Address and Data bus as shown in Figure 6-1. For applications requiring more detail, see **APPENDIX B APPLICATIONS EXAMPLES**. The data contents of the DSP56001 must be registered as shown below:

Address of External Byte-Wide P Memory	Contents Loaded to Internal PRAM, etc.
P-\$0000	P-\$0000 low byte
P-\$0001	P-\$0000 mid byte
P-\$0002	P-\$0000 high byte
+	+
+	+
P-\$00FD	P-\$00FF low byte
P-\$00FE	P-\$00FF mid byte
P-\$00FF	P-\$00FF high byte

If location P-\$0000, bit 23 is read as a zero, the host interface version of the bootstrap program will be selected. Typically, a host management will be connected to the DSP56001 Host interface. The host management must write the host interface registers TRM, TRZ, and the TSL with the desired contents of PRAM from location P-\$0000 up to P-\$00FF. It has then 512 words are to be loaded, the host programmer can end the bootstrap program and turn the DSP56001 to begin executing at location P-\$0000 by writing bit 23 to the host interface during the bootstrap mode. In read states, the DSP56001 responds to host transactions during between the DSP56001 and the host is not necessary.

The bootstrap program is shown in flowchart form in Figure 6-1 and is assembled using format in Figure 6-2.



Motorola DSP56000 Macro Cross Assembler Version 3.00.07.08-23 09:07:46: bootstrap.asm Page 1

```
1      PAGE 132,50,510
2      (BOOTSTRAP SOURCE CODE FOR DSP56001 - C) Copyright 1986 Motorola Inc.
3      Host algorithm AND: external bus method
4      This is the Bootstrap source code contained in the DSP56001 32 word boot ROM.
5      This program can load the internal program memory from one of two external sources.
6      The program reads P$C000 bit 23 to decide which external source to access. If
7      P$C000 bit 23 = 0, then it loads internal P$P000 from 0F000, using the Host Interface
8      logic. If P$C000 bit 23 = 1 then it loads from 1,000 consecutive byte-wide P-
9      memory locations (loading at P$C000).
10     @000000 BOOT EQU $C000 ; The location in P- memory
11                                where the external byte-wide
12                                $P$P000 is expected to be mapped.
13
14     p$0000 ORG FL$0 ;Bootstrap code starts at P$0
15
16     P$0000 0F000 START MOVE @P$P000 ;R2 = address of the Host
17     0F000 ;
18
19     P$0002 0F000 MOVE @BC007,R1 ;R1 = starting P- address of
20     0C000 ;
21
22     P$0004 30000 MOVE @R0 ;internal bootstrap byte-wide ROM
23     ; ;R0 = starting P- address of
24     ; internal memory where program
25     ; will begin loading
26
27     P$0005 07E16C MOVE P$R1,A1 ;Get the data at P$C000
28     P$0006 200037 BCL A ;Shift bit 23 into the Carry flag
29     P$0007 0E0009 JCC -@BLD00P ;Perform load from Host Interface
30     ; if carry is zero.
31
32     ;IMPORTANT NOTE: This routine assumes that the L bit has been cleared before entering
33     ;this program and that M0 and M1 have been preloaded with $FFFF (near addressing).
34     ;This would be the case after a reset. If this program is entered by changing the OMS
```

Figure E-2. Assembler Listing for Bootstrap Program (Sheet 1 of 3)

```
35      ; to bootstrap operating mode, make certain that the L bit is cleared and registers M0
36      ; and M1 have been set to $FFFF. Also, make sure the BCR is set to $00F0 since
37      ; $F00000 was also used BCR is set to $FFFF when a mode 0 flow L bit was set before
38      ; changing modes, the program will load from external program memory.
39
40 P:0000 0040F0      ORI      #040C00      ; Set the L bit to indicate
41      ; that the bootstrap program
42      ; is being loaded from the
43      ; external P* space.
44
45      ; The first routine will load 1.5M bytes from the external P* memory space beginning
46      ; at P:$C000 (bin 7-0). These will be packed into 512 2K-bit words and stored in
47      ; contiguous internal PRAM memory locations starting at P:$0.
48
49      ; The driver receives the 8-bit input data from register A0 via register A1 eight bits
50      ; at a time. After assembling one 2K-bit word (the block three bytes) it stores the
51      ; result in internal PRAM and continues until internal PRAM is full. Note that the
52      ; first routine loads data starting with the least significant byte of P:$0 first.
53
54      ; The second routine loads the internal PRAM using the host interface logic.
55      ; If the host only wants to load a portion of the PRAM, the host interface bootstrap
56      ; load program can be aborted and execution of the loaded program started. By setting
57      ; the host flag HPTS to 1 at any time during the load from the host processor.
58
59 P:0000 000002      RNDOP      D0      #012_LDDP01      ; Load 512 instruction words.
60      000010
61
62      ; This is the context switch.
63
64 P:0000 000012      J.C      <_HOSTLD      ; Load from the Host Interface
65      ; if the Load flag is clear.
66
67      ; This is the first routine. It loads from external P* memory.
68
69 P:0000 000000      DD      #0_LDDP02      ; Each instruction has 3 bytes.
70      000010
```

Figure E-2. Assembler Listing for Bootstrap Program (Sheet 2 of 3)



Motorola DSP56000 Macro Cross Assembler Version 2.00-87-08-23 05:07:46 Sourcecode.asm Page 3

```
80 P-300E 0700BA MOVE P,R1(A2) ;Get data 3 LSB from external
79 P-300F 000BA0 RST R0 ;Shift out data into A1
78 P-3010 200002 ASR A ;Set another byte
77 P-3011 0C001B JMP *-STORE ;then put the word in PRAM.
76
75 ; This is the second table. It loads from the first hardware pin.
74
73 P-3012 0A0020 HOSTLD BSET R0,X$FFFE ;Configure Port B as first interface
72 P-3013 0A00B0 _LBR _JCLR R0,X$FFFE,_LBR ;if RFL=1, stop loading data
71 P-3014 000017 ENDOO JMP *-BOOTEND ;that terminates the DO loop
70 P-3015 00000C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
69 P-3016 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
68 P-3017 0A00B0 _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
67 P-3018 00000C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
66 P-3019 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
65 P-301A 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
64 P-301B 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
63 P-301C 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
62 P-301D 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
61 P-301E 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
60 P-301F 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
59 P-3020 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
58 P-3021 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
57 P-3022 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
56 P-3023 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
55 P-3024 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
54 P-3025 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
53 P-3026 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
52 P-3027 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
51 P-3028 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
50 P-3029 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
49 P-302A 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
48 P-302B 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
47 P-302C 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
46 P-302D 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
45 P-302E 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
44 P-302F 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
43 P-3030 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
42 P-3031 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
41 P-3032 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
40 P-3033 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
39 P-3034 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
38 P-3035 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
37 P-3036 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
36 P-3037 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
35 P-3038 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
34 P-3039 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
33 P-303A 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
32 P-303B 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
31 P-303C 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
30 P-303D 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
29 P-303E 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
28 P-303F 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
27 P-3040 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
26 P-3041 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
25 P-3042 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
24 P-3043 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
23 P-3044 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
22 P-3045 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
21 P-3046 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
20 P-3047 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
19 P-3048 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
18 P-3049 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
17 P-304A 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
16 P-304B 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
15 P-304C 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
14 P-304D 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
13 P-304E 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
12 P-304F 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
11 P-3050 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
10 P-3051 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
9 P-3052 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
8 P-3053 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
7 P-3054 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
6 P-3055 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
5 P-3056 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
4 P-3057 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
3 P-3058 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
2 P-3059 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
1 P-305A 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
0 P-305B 00001C _LBR _JCLR R0,X(R0)_LBR ;Wait for VREF to go high
```

Motorola DSP56000 Macro Cross Assembler Version 2.00-87-08-23 05:07:46 Sourcecode.asm Page 4

0 Errors  
0 Warnings

Figure 6-2. Assembler Listing for Bootstrapping Program (Sheet 3 of 3)

